15 102.6

3039

BCA (III Sem.) Examination, 2024-25

Booklet Series

B

Bachelor of Computer Application

Computer Organization and architecture

(To be filled by the Candidate / निम्न पूर्तियाँ परीक्षार्थी स्वयं भरें)

Roll No. (in figures)

अनुक्रमांक (अंकों में)

Roll No. (in words)

अनुक्रमांक (शब्दों में)

[Time : 2 : 00 Hours
[समय : 2 : 00 घण्टे
[Maximum Marks : 70
[अधिकतम अंक : 70

Name of Examination Centre
परीक्षा केन्द्र का नाम Sign

Signature of Invigilator कक्ष निरीक्षक के हस्ताक्षर

Instructions to the Examinee:

- Do not open the booklet unless you are asked to do so.
- The booklet contains 75 questions. Examinee is required to answer any 65 questions in the OMR Answer-Sheet provided and not in the question booklet. In case Examinee attempts more than 65 Questions, first 65 attempted questions will be evaluated. All questions carry equal marks.
- Examine the Booklet and the OMR Answer-Sheet very carefully before you proceed. Faulty question booklet due to missing or duplicate pages/questions or having any other discrepancy should be immediately replaced.

(Remaining Instructions on last page)

परीक्षार्थियों के लिए निर्देश:

- प्रश्न-पुस्तिका को तब तक न खोलें जब तक आपसे कहा न जाए।
- प्रश्न-पुस्तिका में 75 प्रश्न हैं। परीक्षार्थी को किन्हीं 65 प्रश्नों को वी गई ओ०एम०आर० आन्सर-शीट पर ही हल करना है। परीक्षार्थी द्वारा 65 से अधिक प्रश्नों को हल करने की स्थिति में, प्रथम 65 उत्तरों को ही मूल्यांकित किया जायेगा। सभी प्रश्नों के अंक समान हैं।
- उ. प्रश्नों के उत्तर अंकित करने से पूर्व प्रश्न-पुस्तिका तथा OMR उत्तर-पत्रक को सावधानीपूर्वक देख लें। दोषपूर्ण प्रश्न-पुस्तिका, जिसमें कुछ भाग छपने से छूट गये हों या प्रश्न एक से अधिक बार छप गये हों या किसी भी प्रकार की कमी हो, उसे तुरन्त बदल लें।

(शेष निर्देश अन्तिम पृष्ठ पर)

- What is the purpose of device drivers in I/O organization?
 - (A) Control the flow of data within the CPU-
 - (B) Translate high-level language code into machine language
 - (C) Provide an interface between the operating system and hardware devices
 - (D) Store frequently accessed data and instructions •
- What is parallel processing?
 - (A) Processing data one after the other -
 - (B) Processing data simultaneously using multiple processors
 - (C) Processing data using a single processor<
 - (D) Processing data using specialized hardware accelerators ≺
 - Which of the following is a benefit of parallel processing?
 - (A) Increased complexity of programming
 - (B) Decreased computational speed *
 - (C) Increased throughput and performance
 - (D) Reduced power consumption 4

- 4. What is meant by "task parallelism" in parallel processing?
 - (A) Dividing a task into subtasks that can be executed concurrently
 - (B) Running multiple tasks simultaneously on different processors
 - (C) Running a single task across multiple processors
 - (D) Synchronizing tasks to ensure correct execution order
- 5. What is "thread-level parallelism" in parallel processing?
 - (A) Running multiple tasks simultaneously on different processors
 - (B) Dividing a task into multiple threads that can be executed concurrently
 - (C) Running a single task across multiple processors
 - (D) Synchronizing tasks to ensure correct execution order
- 6. Which of the following is a type of architecture used in the computers now-a-days?
 - (A) Microarchitecture
 - (B) Harvard architecture
 - C Von-Neumann architecture
 - (D) System Design

P.T.O.

7. Which of the following is used for Who is the father of computer? binary multiplication? (A) Charles Newman (A) Restoring multiplication √(B) Charles Babbage (B) Booth's Algorithm (C) Henry Babbage (C) Pascal's Rule (D) Henry luce (D) Digit-by-digit multiplication The data can be accessed from the 8. The operation that can be performed on the status register is disk using -----(A) Write operation (A) Surface number (Read operation (B) Sector number -(C) Read and Write operation (C) Track number (D) None of the mentioned ✓(D) All of these In tightly coupled system the Who developed the basic architecture microprocessor share----of computer? (A) Common clock (B) Bus Control logic (A) Blaise Pascal (C) Common clock and bus control (B) Charles Babbage logic (C) John Von Neumann (D) None of these (D) None of these What the iS. hexadecimal The ALU of a computer responds to representation of the binary number the commands coming from 101011? (A) A3 (A) Primary memory (B) B5 (6) Control sections (**@**) 28 (C) External memory (D) 5A (D) All of the above 3039\B\2024-25 [4]

https://www.rmpssuonline.com

[3 .	In CISC architecture most of the	(§) TF	RΑP	is a interrupt which has
	complex instructions are stored in	th	e _	priority among all other
		in	teri	rupts.
		(A	١)	Maskable, lowest
	(A) Register -	∠ B	3)	Maskable, highest
	(B) Transistors	(0	E)	Non-maskable, highest
	(C) Diodes	(0))	All of the above
	(D) CMOS	19. IE	EE	stands for
16.	What does the hardwired control	,(A	١)	Instantaneous Electrical
	generator consists of?			Engineering
	(A) Decoder/encoder	(B	3)	Institute of Emerging Electrical
	(B) Condition codes			Engineers
	(C) Control step counter	(0	C)	Institute of Emerging Electronic
	(D) All of the mentioned			Engineer's
17.	Which type of memory stores data	1)_	D)	Institute of Electrical and
	currently being processed by the			Electronics Engineers
	CPU?			(Direct Memory Access) transfer between
	(A) Hard Drive			Memory and processor
	(B) ROM	•		Processor and I/O devices
	(C) RAM	·	-	I/O devices and memory
	(D) Cache Memory			•
20			(U)	All of these
30	39\B\2024-25	[5]		P.T.O.

- 21. Which of the following is the hardware mechanism that allow a device to notify the CPU?
 - (A) Polling
 - (B) Interrupt
 - (C) Driver
 - (D) All of these
- 22. A storage area used to store data to a compensate for the difference in speed at which the different units can handle data is
 - (A) Memory
 - (B) Buffer
 - (C) -Accumulator
 - (D)_ Address
- 23. Which of the following statement is false about dynamic RAM?
 - (A) DRAM needs a continuously refreshed memory to store data
 - (B) It is slower than SRAM
 - (C) It is more expensive than SRAM
 - (D) All are correct
- 24. Which of the following is not part of microinstruction code format?
 - (A) SB
 - (B) BR
 - (C) CD
 - (D) AD

- 25. If more than one channel requests service simultaneously, the transfer will occur as
 - (A) Multitransfer
 - -(B) Simultaneous transfer
 - (C) Burst transfer
 - (D) None of the above
- 26. The memory blocks are mapped on to the cache with the help of ------
 - (A) Hash function
 - (B) Vectors
 - (C) Mapping function
 - (D) None of these
- 27. To indicate the I/O device that its request for the DMA transfer has been honored by the CPU, the DMA controller pulls
 - (A) HLDA signal
 - (B) HRQ signal
 - (C) DACK (active low)
 - (D) ACK (active high)

⊘8 .	Operating system is used in which	h 31. Wh	ich is used for manufacturi	ng
	generation of computer for the firs	t chi	ps?	
	time?	(A)	BUS	
	(A) First Generation	(B)	Countrol Unit	
	(B) Second Generation	(C)	Memory	
	(C) Third Generation	-{D)	Semiconductors	
	(D) Fourth Generation	32. Are	egister organized to allow to mo	ove
29.	A computer consists of	left	or right operations is called a	
	(A) A central processing unit		-	
	(B) A memory	(A)	Counter	
	(C) I/O uniţ	(B)	Loader	
	(D) All of the above	(C)	Adder	
	A set of flip flops integrated together	(O).	Shift register	
· .	is called-		at is the binary representatio	n of
.1	is called.	the	decimal number 13?	
	(A) Counter			
	(B) Adder.	(A)	1011	
	(C) Register	-(B)	1101	
	(D) None of the above	(C)	1111	
,	(= / ···	(D)	1001	
3039\	B\2024-25	[7]	P.T.	.O.

34. 2's complement of the binary	y number 37. The CF is known as
11001 is:	(A) Carry flag
(A) 00111	(B) Condition flag
(B) 00110	(C) Common flag
(C) 11001	(D) Single flag
(D) 00101	38. The index register are used to hold
35. Which of the following is	correct
about 8086 microprocessor?	
(A) Intel's first X86 processo	or (A) Segment memory
(B) Motrola's first X86 proce	essor (B) Offset memory
(C) STMICROELECTRONICS'S	s first (©) Memory register
X86 processor	(D) Offset address
(D) NanoxploreX86 processor	39. Which of the following is not an
36. In 8086 microprocessor, the a	arithmetic instruction?
but is bit wide	(A) INC (increment)
(A) 12 bit	(B) CMP (compare)
(B) 10 bit	(b) cin (compare)
(C) 16 bit	(C) DEC (decrement)
(D) 20 bit	(D) ROL (rotate left)
3039\B\2024-25	[8]

https://www.rmpssuonline.com

3039	\B\20	24-25	[9]			P.T.O.
	(D)	Non-volatile, permanent		(D)) D	epends on gate parameters
	(C)	Volatile, permanent		(C)	X	
	(B)	Non-volatile, temporary		(8)	1	
	-(A)	Volatile, temporary		(A)		
42.	RAM	l is and		(1)	?	
				if b	oth	inputs are set to logic HIGH
	£D)	ROM	45.	Wh	at i	s the output of an AND gate
	(C)	RAM		(D)	64	1
	(B)	Register		(C)	51	12
	(A)	Cache		(B)	12	8
	stor	ed in which computer memory?		(A)	25	55
41.	The	boot sector files of the system are		8 bit	ts?	https://www.rmpssuonline.com
	(D)	Virtual memory		valu	e ti	nat can be represented using
	(C)	Main memory	44.	Whie	ch d	of the following is the largest
	(B)	Cache		(D)	32	
	(A)	Registers		(C)		
	mea	ans of memory access for CPU?		(A) (B)		
40.		ich of the following is the fastest	43.	(A)		ny bits are in a byte?
		- بقا القا في ا	200	In Chias	m =	NV http://pro.lin.in.lin.in.

- 46. What is the output of an XOR gate it both inputs are set to logic HIGH (1)?
 - (A) 0
 - (B) 1
 - (C) X
 - (D) Depends on gate parameters
 - 47. What is the primary function of the control unit in a computer?
 - .(A) Execute arithmetic operations
 - (B) Store data temporarily
 - (©) Control the flow of data within the CPU
 - (D) Perform logical comparisons
 - 48: What is the purpose of the CPU cache?
 - A) Store frequently accessed data and instructions to speed up processing
 - (B) Provide long-term storage for programs and files -
 - (C) Execute arithmetic operations
 - (D) Control the input/output operations of the computer

- 49. Which of the following components is responsible for temporarily storing data and instructions during program execution?
 - (A) Cache Memory
 - (B) RAM (Random Access Memory)
 - (C) Hard Disk Drive (HDD)
 - (D) ROM (Read Only Memory)
- 50. Which component of the CPU is responsible for fetching instructions from memory?
 - -(A) Arithmetic Logic Unit (ALU)
 - (B) Control Unit
 - (C) Cache Memory
 - (D) Registers
- 51. Which programming language is primarily used to program the basic computer?
 - -(A) C
 - (B) Java
 - (C) Assembly language
 - (D) Python

- 52. What is the purpose of a loader in programming the basic computer?
 - (A) Translate high-level language code into machine language
 - (B) Load the program into memory for execution
 - (C) Convert the program into assembly language
- (D) Manage input/output operations

 Which of the following is NOT a type
 - (A) RAM (Random Access Memory)
 - (B) ROM (Read Only Memory)
 - (C) Cache Memory

of volatile memory?

- (D) Registers
- 54. Which of the following is an example of an input device?
 - (A) Printer
 - (B) Monitor
 - (C) Keyboard
 - (D) Speaker

- 55. What is the primary function of input/output devices in a computer system?
 - (A) Execute program instructions
 - (B) Perform arithmetic and logical operations
 - (C) Store data and program instructions
 - (D) Enable communication between the computer and the external world
- 56. A computer using more than one CPU at a time is called -----
 - (A) Multiprogramming
 - (B) Multiprocessing
 - (C) Multitasking
 - -(D) Multitherading -
- 57. What is the primary function of an assembler in programming the basic computer?
 - (A) Translate high-level language code into machine language
 - (B) Translate assembly language code into machine language
 - (C) Execute the program instructions -
 - (D) Debug the program code

- Wit the help of which devices.
 - (A) .Input Devices
 - (B) Output Devices
 - (C) Software Devices
 - (D) Both (A) and (B)
 - The CISC stand for
 - (A) Computer Instruction Set

 Compliment
 - (B) Complete Instruction Set

 Compliment
 - (C) Computer Indexed Set

 Components
 - (D) Complex Instruction Set

 Computer
- A machine language instruction format consists of
 - (A) Operand field
 - (B) Operation code field
 - (C) Operation code field & operand field
 - (D) None of these

- How many address lines and inputoutput data line are needed for the
 64×8 memory unit
 - (A) 16 address line, 3 data line
 - (B) 6 address line, 3 data line
 - (C) 60 address line, 8 data line
 - -(D) 16 address line, 8 data line
- 62. The number successful accesses to memory state as a fraction is called as ------
 - (A) Hit Rate
 - (B) Miss Rate
 - (C) Success Rate
 - ∠(D) Access Rate
- 63. The key characteristics of Microprogrammed control is?
 - (A) Expensive
 - (B) Complex Hardware
 - (C) RISC
 - (**D**) Flexibility of adding new instruction

スカー いっちをを追加の関連の関係の

[12]

64. Which algorithm associates with The Generation based on VISI each page the time when the page microprocessor. was brought into memory (A) 1st generation (A) Optimal Page replacement (B) 2nd generation (8) First-In-First-Out (C) 3rd generation (C) LRU replacement algorithm (D) 4th generation (D) Counting based replacement 68. Both the CISC and RISE architectures 65. On subtracting +28 from +29 using have been developed to reduce the 2's complement we get -----(A) 11111010 (A) Time delay (B) 11110101 (B) Semantic gap (C) 100001 (C) Cost (D) All of these (D) 1 66. In floating point representation the (69). Which addressing mode is most suitable to change the normal part represents a signed & fixed sequence of executing of instruction point number is called as? (A) Relative addressing mode (A) Exponent (B) Indirect addressing mode (B) Mantissa (C) Direct addressing mode. (C) Normalized (D) Immediate addressing mode (D) Float [13] P.T.O. 3039\B\2024-25

70.	Serial transmission without stop	3. Which of the following memories
	bits, start bits or gaps is called	has the fastest (or shortest) access
	transmission.	time?
	(A) Parallel	(A) RAM
	(B) Synchronous	(B) ROM
	(C) Asynchronous	(C) Magnetic Core Memory
	(D) Virtual	(D) Cache memory
71.	The ALU gives the output of the	4. Computer data is transmitted block
	operation and the output is stored in	by block in transmission known as
	the	(A) Syncronous
	(A) Memory Devices	(B) Digital
	(B) Register	(C) Asyncronous
	(C) Flags	(D) Analog
	(D) Output unit	5. Which of the architecture is power
72.	Which computer work on data in 0's	efficient?
	and 1's	enicient
	(A) Digital computer	(A) ISA
	(B) Hybrid computer	(B) IANA
	(C) Physical computer	(C) RISC
	(D) Analog computer	(D) CISC
303	9\B\2024-25 [14]	